OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cpu/] [common/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Bug fix in handling labels when loading code into simulator memory. lampret 8863d 11h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
24 Static branch prediction added. lampret 8863d 11h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
22 More modifications related to or16. lampret 8865d 17h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
18 or16 added, or1k renamed to or32. lampret 8866d 06h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
13 Rebuild of the generated files. jrydberg 8926d 22h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8926d 23h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8927d 17h /or1k/tags/nog_patch_49/or1ksim/cpu/common/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9053d 10h /or1k/tags/nog_patch_49/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.