URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cpu/] [or32/] - Rev 102

Rev	Log message	Author	Age	Path
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8457d 04h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
98	Return value register is now r9.	lampret	8472d 05h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
83	Updates.	lampret	8503d 20h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
77	Regular update.	lampret	8657d 02h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
68	Added hook for l.sys 204. Changed SPR of flag (no more CCR)	lampret	8676d 01h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
54	Regular maintenance.	lampret	8727d 02h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
20	or1k renamed to or32.	lampret	8837d 01h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
13	Rebuild of the generated files.	jrydberg	8897d 17h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
7	Major update of the enviorment. Now uses autoconf and automake. The simulator uses readline aswell to get input from the user. A number of new files added, some modified. The libc directory is now called support.	jrydberg	8897d 17h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	8898d 12h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/
3	This commit was generated by cvs2svn to compensate for changes in r2, which included commits to RCS files with non-trunk default branches.	cvs	9024d 05h	/or1k/tags/nog_patch_49/or1ksim/cpu/or32/