OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cpu/] [or32/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Updates. lampret 8532d 08h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
77 Regular update. lampret 8685d 14h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8704d 14h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
54 Regular maintenance. lampret 8755d 14h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
20 or1k renamed to or32. lampret 8865d 13h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
13 Rebuild of the generated files. jrydberg 8926d 06h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8926d 06h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8927d 00h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9052d 18h /or1k/tags/nog_patch_49/or1ksim/cpu/or32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.