OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [tick/] - Rev 1782

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5568d 17h /or1k/tags/nog_patch_49/or1ksim/tick/
1423 This commit was manufactured by cvs2svn to create tag 'nog_patch_49'. 7009d 00h /or1k/tags/nog_patch_49/or1ksim/tick/
1410 Use the uorreg_t where it should be used nogj 7009d 00h /or1k/tags/nog_patch_49/or1ksim/tick/
1408 Make the tick timer use the new debug functions nogj 7009d 00h /or1k/tags/nog_patch_49/or1ksim/tick/
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7009d 00h /or1k/tags/nog_patch_49/or1ksim/tick/
1386 Rework exception handling nogj 7015d 04h /or1k/tags/nog_patch_49/or1ksim/tick/
1376 aclocal && autoconf && automake phoenix 7043d 04h /or1k/tags/nog_patch_49/or1ksim/tick/
1365 Pass a pointer as the user given argument in the schedular callback nogj 7049d 19h /or1k/tags/nog_patch_49/or1ksim/tick/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7058d 22h /or1k/tags/nog_patch_49/or1ksim/tick/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7175d 17h /or1k/tags/nog_patch_49/or1ksim/tick/
1249 Downgrading back to automake-1.4 lampret 7428d 17h /or1k/tags/nog_patch_49/or1ksim/tick/
1117 Ignore generated files for CVS purposes sfurman 7771d 17h /or1k/tags/nog_patch_49/or1ksim/tick/
997 PRINTF should be used instead of printf; command redirection repaired markom 7960d 07h /or1k/tags/nog_patch_49/or1ksim/tick/
970 Testbench is now running on ORP architecture platform. simons 7967d 18h /or1k/tags/nog_patch_49/or1ksim/tick/
884 code cleaning - a lot of global variables moved to runtime struct markom 8004d 05h /or1k/tags/nog_patch_49/or1ksim/tick/
876 Beta release of ATA simulation rherveille 8011d 17h /or1k/tags/nog_patch_49/or1ksim/tick/
802 Cache and tick timer tests fixed. simons 8100d 07h /or1k/tags/nog_patch_49/or1ksim/tick/
728 tick timer works with scheduler markom 8129d 05h /or1k/tags/nog_patch_49/or1ksim/tick/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8172d 08h /or1k/tags/nog_patch_49/or1ksim/tick/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8175d 17h /or1k/tags/nog_patch_49/or1ksim/tick/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.