OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] - Rev 1003

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1003 cuc temporary files are deleted upon exiting markom 8009d 21h /or1k/tags/nog_patch_50/
1002 Now every ramdisk image should have init program. simons 8009d 21h /or1k/tags/nog_patch_50/
1001 fixed load/store state machine verilog generation errors markom 8009d 21h /or1k/tags/nog_patch_50/
1000 IC/DC cache enable routines fixed. simons 8009d 22h /or1k/tags/nog_patch_50/
999 Now every ramdisk image should have init program. simons 8009d 23h /or1k/tags/nog_patch_50/
998 added missing fout initialization markom 8010d 00h /or1k/tags/nog_patch_50/
997 PRINTF should be used instead of printf; command redirection repaired markom 8010d 01h /or1k/tags/nog_patch_50/
996 some minor bugs fixed markom 8011d 00h /or1k/tags/nog_patch_50/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8011d 08h /or1k/tags/nog_patch_50/
993 Fixed IMMU bug. lampret 8011d 08h /or1k/tags/nog_patch_50/
992 A bug when cache enabled and bus error comes fixed. simons 8011d 17h /or1k/tags/nog_patch_50/
991 Different memory controller. simons 8011d 17h /or1k/tags/nog_patch_50/
990 Test is now complete. simons 8011d 17h /or1k/tags/nog_patch_50/
989 c++ is making problems so, for now, it is excluded. simons 8013d 01h /or1k/tags/nog_patch_50/
988 ORP architecture supported. simons 8013d 16h /or1k/tags/nog_patch_50/
987 ORP architecture supported. simons 8014d 00h /or1k/tags/nog_patch_50/
986 outputs out of function are not registered anymore markom 8014d 00h /or1k/tags/nog_patch_50/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8014d 12h /or1k/tags/nog_patch_50/
984 Disable SB until it is tested lampret 8014d 12h /or1k/tags/nog_patch_50/
983 First checkin lampret 8014d 14h /or1k/tags/nog_patch_50/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.