URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] - Rev 997

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
997	PRINTF should be used instead of printf; command redirection repaired	markom	8008d 08h	/or1k/tags/nog_patch_50/
996	some minor bugs fixed	markom	8009d 07h	/or1k/tags/nog_patch_50/
994	Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board.	lampret	8009d 15h	/or1k/tags/nog_patch_50/
993	Fixed IMMU bug.	lampret	8009d 15h	/or1k/tags/nog_patch_50/
992	A bug when cache enabled and bus error comes fixed.	simons	8010d 00h	/or1k/tags/nog_patch_50/
991	Different memory controller.	simons	8010d 00h	/or1k/tags/nog_patch_50/
990	Test is now complete.	simons	8010d 00h	/or1k/tags/nog_patch_50/
989	c++ is making problems so, for now, it is excluded.	simons	8011d 08h	/or1k/tags/nog_patch_50/
988	ORP architecture supported.	simons	8011d 23h	/or1k/tags/nog_patch_50/
987	ORP architecture supported.	simons	8012d 07h	/or1k/tags/nog_patch_50/
986	outputs out of function are not registered anymore	markom	8012d 07h	/or1k/tags/nog_patch_50/
985	DTLB translation doesn't work on or1ksim when IC/DC enabled.	lampret	8012d 19h	/or1k/tags/nog_patch_50/
984	Disable SB until it is tested	lampret	8012d 19h	/or1k/tags/nog_patch_50/
983	First checkin	lampret	8012d 21h	/or1k/tags/nog_patch_50/
982	Moved to sim/bin	lampret	8012d 21h	/or1k/tags/nog_patch_50/
981	First checkin.	lampret	8012d 21h	/or1k/tags/nog_patch_50/
980	Removed sim.tcl that shouldn't be here.	lampret	8012d 21h	/or1k/tags/nog_patch_50/
979	Removed old test case binaries.	lampret	8012d 21h	/or1k/tags/nog_patch_50/
978	Added variable delay for SRAM.	lampret	8012d 21h	/or1k/tags/nog_patch_50/
977	Added store buffer.	lampret	8012d 21h	/or1k/tags/nog_patch_50/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] - Rev 997

Filtering Options