OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 1041

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1041 profiling miscalculation and add-sfxx joining bugs fixed markom 7973d 23h /or1k/tags/nog_patch_52/
1040 Updated the script. lampret 7974d 16h /or1k/tags/nog_patch_52/
1039 Added linter directory. lampret 7974d 16h /or1k/tags/nog_patch_52/
1038 Fixed a typo, reported by Taylor Su. lampret 7974d 18h /or1k/tags/nog_patch_52/
1037 First import of the new synopsys DC scripts. lampret 7974d 18h /or1k/tags/nog_patch_52/
1036 Removed old synthesis scripts. lampret 7974d 18h /or1k/tags/nog_patch_52/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7975d 07h /or1k/tags/nog_patch_52/
1034 Fixed encoding for l.div/l.divu. lampret 7975d 11h /or1k/tags/nog_patch_52/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7975d 18h /or1k/tags/nog_patch_52/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7976d 07h /or1k/tags/nog_patch_52/
1031 Setting phy to 10Mbps full duplex. simons 7976d 22h /or1k/tags/nog_patch_52/
1030 Ethernet configured for 10Mbps. simons 7977d 19h /or1k/tags/nog_patch_52/
1029 Typing error fixed. simons 7977d 20h /or1k/tags/nog_patch_52/
1028 Import. ivang 7977d 20h /or1k/tags/nog_patch_52/
1027 PRINTF/printf mess fixed. simons 7978d 04h /or1k/tags/nog_patch_52/
1026 rtems-20020807 import ivang 7978d 14h /or1k/tags/nog_patch_52/
1025 PRINTF/printf mess fixed. simons 7978d 17h /or1k/tags/nog_patch_52/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7979d 02h /or1k/tags/nog_patch_52/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7979d 12h /or1k/tags/nog_patch_52/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7979d 15h /or1k/tags/nog_patch_52/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.