OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 1350

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7077d 19h /or1k/tags/nog_patch_52/
1349 Works with GDB jcastillo 7079d 19h /or1k/tags/nog_patch_52/
1348 Converted to current simulator configuration format jcastillo 7083d 00h /or1k/tags/nog_patch_52/
1347 Remove backup file nogj 7089d 06h /or1k/tags/nog_patch_52/
1346 Remove the global op structure nogj 7090d 23h /or1k/tags/nog_patch_52/
1345 Fix out-of-tree builds nogj 7090d 23h /or1k/tags/nog_patch_52/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7090d 23h /or1k/tags/nog_patch_52/
1343 * Fix warnings in insnset.c and execute.c nogj 7090d 23h /or1k/tags/nog_patch_52/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7091d 00h /or1k/tags/nog_patch_52/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7091d 00h /or1k/tags/nog_patch_52/
1339 revert to the old l.sfxxi behavior phoenix 7105d 02h /or1k/tags/nog_patch_52/
1338 l.ff1 instruction added andreje 7106d 21h /or1k/tags/nog_patch_52/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7111d 04h /or1k/tags/nog_patch_52/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7111d 04h /or1k/tags/nog_patch_52/
1335 flag for l.cmov instruction added andreje 7111d 04h /or1k/tags/nog_patch_52/
1334 l.ff1 and l.cmov instructions added andreje 7111d 04h /or1k/tags/nog_patch_52/
1333 gcc 3.4 compile fix phoenix 7121d 22h /or1k/tags/nog_patch_52/
1332 gcc 3.4.3 compile fix phoenix 7125d 16h /or1k/tags/nog_patch_52/
1331 jtag bugfix phoenix 7130d 16h /or1k/tags/nog_patch_52/
1330 jtag bugfix phoenix 7130d 16h /or1k/tags/nog_patch_52/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.