URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 997

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
997	PRINTF should be used instead of printf; command redirection repaired	markom	7976d 00h	/or1k/tags/nog_patch_52/
996	some minor bugs fixed	markom	7976d 23h	/or1k/tags/nog_patch_52/
994	Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board.	lampret	7977d 07h	/or1k/tags/nog_patch_52/
993	Fixed IMMU bug.	lampret	7977d 07h	/or1k/tags/nog_patch_52/
992	A bug when cache enabled and bus error comes fixed.	simons	7977d 16h	/or1k/tags/nog_patch_52/
991	Different memory controller.	simons	7977d 16h	/or1k/tags/nog_patch_52/
990	Test is now complete.	simons	7977d 16h	/or1k/tags/nog_patch_52/
989	c++ is making problems so, for now, it is excluded.	simons	7979d 00h	/or1k/tags/nog_patch_52/
988	ORP architecture supported.	simons	7979d 15h	/or1k/tags/nog_patch_52/
987	ORP architecture supported.	simons	7979d 23h	/or1k/tags/nog_patch_52/
986	outputs out of function are not registered anymore	markom	7979d 23h	/or1k/tags/nog_patch_52/
985	DTLB translation doesn't work on or1ksim when IC/DC enabled.	lampret	7980d 11h	/or1k/tags/nog_patch_52/
984	Disable SB until it is tested	lampret	7980d 11h	/or1k/tags/nog_patch_52/
983	First checkin	lampret	7980d 13h	/or1k/tags/nog_patch_52/
982	Moved to sim/bin	lampret	7980d 13h	/or1k/tags/nog_patch_52/
981	First checkin.	lampret	7980d 13h	/or1k/tags/nog_patch_52/
980	Removed sim.tcl that shouldn't be here.	lampret	7980d 13h	/or1k/tags/nog_patch_52/
979	Removed old test case binaries.	lampret	7980d 13h	/or1k/tags/nog_patch_52/
978	Added variable delay for SRAM.	lampret	7980d 13h	/or1k/tags/nog_patch_52/
977	Added store buffer.	lampret	7980d 13h	/or1k/tags/nog_patch_52/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] - Rev 997

Filtering Options