OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cache/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 bug fix. markom 8457d 03h /or1k/tags/nog_patch_52/or1ksim/cache/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8461d 09h /or1k/tags/nog_patch_52/or1ksim/cache/
84 Update. lampret 8508d 01h /or1k/tags/nog_patch_52/or1ksim/cache/
79 Data and instruction cache simulation added. lampret 8537d 17h /or1k/tags/nog_patch_52/or1ksim/cache/
76 regular update lampret 8661d 07h /or1k/tags/nog_patch_52/or1ksim/cache/
54 Regular maintenance. lampret 8731d 07h /or1k/tags/nog_patch_52/or1ksim/cache/
26 Clean up. lampret 8838d 11h /or1k/tags/nog_patch_52/or1ksim/cache/
18 or16 added, or1k renamed to or32. lampret 8841d 06h /or1k/tags/nog_patch_52/or1ksim/cache/
13 Rebuild of the generated files. jrydberg 8901d 22h /or1k/tags/nog_patch_52/or1ksim/cache/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8901d 23h /or1k/tags/nog_patch_52/or1ksim/cache/
5 Data and instruction cache simulation added. lampret 8902d 17h /or1k/tags/nog_patch_52/or1ksim/cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.