OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [cpu/] - Rev 1178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1178 avoid another immu exception that should not happen phoenix 7658d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/
1177 more informative output phoenix 7659d 19h /or1k/tags/nog_patch_52/or1ksim/cpu/
1174 fix for immu exceptions that never should have happened phoenix 7661d 14h /or1k/tags/nog_patch_52/or1ksim/cpu/
1170 Added support for l.addc instruction. csanchez 7669d 18h /or1k/tags/nog_patch_52/or1ksim/cpu/
1169 Added support for l.addc instruction. csanchez 7669d 19h /or1k/tags/nog_patch_52/or1ksim/cpu/
1150 remove unneded include phoenix 7749d 23h /or1k/tags/nog_patch_52/or1ksim/cpu/
1117 Ignore generated files for CVS purposes sfurman 7793d 15h /or1k/tags/nog_patch_52/or1ksim/cpu/
1114 Added cvs log keywords lampret 7824d 10h /or1k/tags/nog_patch_52/or1ksim/cpu/
1106 Cache invalidate bug fixed again (it was ok before). simons 7873d 22h /or1k/tags/nog_patch_52/or1ksim/cpu/
1097 Cache invalidate bug fixed. simons 7880d 17h /or1k/tags/nog_patch_52/or1ksim/cpu/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7887d 13h /or1k/tags/nog_patch_52/or1ksim/cpu/
1061 ELF sym loading improved markom 7934d 00h /or1k/tags/nog_patch_52/or1ksim/cpu/
1049 Added "breaks" command that prints all set breakpoints. ivang 7960d 21h /or1k/tags/nog_patch_52/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 7966d 12h /or1k/tags/nog_patch_52/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 7969d 18h /or1k/tags/nog_patch_52/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7970d 03h /or1k/tags/nog_patch_52/or1ksim/cpu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7982d 05h /or1k/tags/nog_patch_52/or1ksim/cpu/
992 A bug when cache enabled and bus error comes fixed. simons 7983d 21h /or1k/tags/nog_patch_52/or1ksim/cpu/
970 Testbench is now running on ORP architecture platform. simons 7989d 16h /or1k/tags/nog_patch_52/or1ksim/cpu/
914 SR[FO] is always set to 1. lampret 8006d 05h /or1k/tags/nog_patch_52/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.