OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_56/] [or1ksim/] [cache/] - Rev 1402

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1402 Do what dc_clock() did in mtspr() and remove it nogj 7024d 03h /or1k/tags/nog_patch_56/or1ksim/cache/
1386 Rework exception handling nogj 7030d 06h /or1k/tags/nog_patch_56/or1ksim/cache/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7039d 06h /or1k/tags/nog_patch_56/or1ksim/cache/
1376 aclocal && autoconf && automake phoenix 7058d 06h /or1k/tags/nog_patch_56/or1ksim/cache/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7064d 22h /or1k/tags/nog_patch_56/or1ksim/cache/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7074d 01h /or1k/tags/nog_patch_56/or1ksim/cache/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7087d 05h /or1k/tags/nog_patch_56/or1ksim/cache/
1308 Gyorgy Jeney: extensive cleanup phoenix 7278d 19h /or1k/tags/nog_patch_56/or1ksim/cache/
1249 Downgrading back to automake-1.4 lampret 7443d 19h /or1k/tags/nog_patch_56/or1ksim/cache/
1117 Ignore generated files for CVS purposes sfurman 7786d 19h /or1k/tags/nog_patch_56/or1ksim/cache/
1099 cvs bug fixed markom 7873d 07h /or1k/tags/nog_patch_56/or1ksim/cache/
1085 Bug fixed. simons 7885d 21h /or1k/tags/nog_patch_56/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 7975d 10h /or1k/tags/nog_patch_56/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 7977d 01h /or1k/tags/nog_patch_56/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 7982d 21h /or1k/tags/nog_patch_56/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 8019d 08h /or1k/tags/nog_patch_56/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8026d 20h /or1k/tags/nog_patch_56/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8177d 21h /or1k/tags/nog_patch_56/or1ksim/cache/
631 Real cache access is simulated now. simons 8180d 20h /or1k/tags/nog_patch_56/or1ksim/cache/
626 store buffer added markom 8181d 09h /or1k/tags/nog_patch_56/or1ksim/cache/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.