URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_56/] [or1ksim/] [cpu/] [or32/] - Rev 1765

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1765		root	5563d 09h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1437	This commit was manufactured by cvs2svn to create tag 'nog_patch_56'.		7003d 16h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1432	Collect most of the cpu state variables in a structure (cpu_state)	nogj	7003d 16h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1430	Log SPR_SR in the execution log	nogj	7003d 16h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1428	Remove useless indirection: check_depend()->depend_operands()	nogj	7003d 16h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1386	Rework exception handling	nogj	7009d 20h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1384	Fix the parameters to the l.ff1/l.maci instructions	nogj	7018d 20h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1376	aclocal && autoconf && automake	phoenix	7037d 20h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1375	Remove FAST_SIM, it nolonger provides a speed up	nogj	7044d 11h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1352	Optimise execution history tracking	nogj	7053d 14h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7053d 15h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1346	Remove the global op structure	nogj	7066d 18h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1345	Fix out-of-tree builds	nogj	7066d 18h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1344	* Avoid doing a store in every instruction executed by storeing the instruction function unit in or32_opcodes	nogj	7066d 18h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1343	* Fix warnings in insnset.c and execute.c	nogj	7066d 19h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1342	* Fix generate.c to produce a execgen.c with less warnings. * Fix the --enable-simple configure option.	nogj	7066d 19h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1341	Mark wich operand is the destination operand in the architechture definition	nogj	7066d 19h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1338	l.ff1 instruction added	andreje	7082d 17h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1321	some tests rely on exit(0) as a last std output text to pass	phoenix	7168d 09h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/
1319	cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections.	phoenix	7170d 09h	/or1k/tags/nog_patch_56/or1ksim/cpu/or32/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_56/] [or1ksim/] [cpu/] [or32/] - Rev 1765

Filtering Options