OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [cpu/] - Rev 706

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8164d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
703 small optimizations to dissasemble markom 8165d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/
702 Initial coding of ethernet simulator model finished. ivang 8165d 23h /or1k/tags/nog_patch_61/or1ksim/cpu/
694 immediate stats added markom 8172d 23h /or1k/tags/nog_patch_61/or1ksim/cpu/
693 exception info is outputted only in verbose mode markom 8173d 00h /or1k/tags/nog_patch_61/or1ksim/cpu/
692 stats data is now initialized; should fix some problems with caches, etc markom 8173d 00h /or1k/tags/nog_patch_61/or1ksim/cpu/
680 num_opcodes better because of linking. ivang 8175d 15h /or1k/tags/nog_patch_61/or1ksim/cpu/
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8175d 17h /or1k/tags/nog_patch_61/or1ksim/cpu/
678 some minor improvements markom 8177d 17h /or1k/tags/nog_patch_61/or1ksim/cpu/
677 executed log output looks nicer (and more correct :)) markom 8177d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
676 update of shared files markom 8177d 19h /or1k/tags/nog_patch_61/or1ksim/cpu/
675 register output added to sw executed log markom 8177d 20h /or1k/tags/nog_patch_61/or1ksim/cpu/
672 advanced exe_log functionality added markom 8177d 23h /or1k/tags/nog_patch_61/or1ksim/cpu/
671 wrong version was restored markom 8177d 23h /or1k/tags/nog_patch_61/or1ksim/cpu/
662 GNU binutils merge. ivang 8181d 21h /or1k/tags/nog_patch_61/or1ksim/cpu/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8188d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8188d 19h /or1k/tags/nog_patch_61/or1ksim/cpu/
638 TLBTR CI bit is now working properly. simons 8191d 11h /or1k/tags/nog_patch_61/or1ksim/cpu/
631 Real cache access is simulated now. simons 8194d 10h /or1k/tags/nog_patch_61/or1ksim/cpu/
630 some bug fixes in store buffer analysis markom 8194d 19h /or1k/tags/nog_patch_61/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.