OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [cpu/] [or1k/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5578d 11h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1447 This commit was manufactured by cvs2svn to create tag 'nog_patch_61'. 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1446 Cosmetic fixes nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7018d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1386 Rework exception handling nogj 7024d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7033d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1376 aclocal && autoconf && automake phoenix 7052d 22h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1354 typing fixes phoenix 7067d 19h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7068d 16h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7081d 20h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7081d 20h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7081d 21h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1338 l.ff1 instruction added andreje 7097d 18h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7185d 11h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1316 added a warning phoenix 7203d 09h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7203d 09h /or1k/tags/nog_patch_61/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.