OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] [or1ksim/] [cache/] - Rev 1099

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1099 cvs bug fixed markom 7852d 14h /or1k/tags/nog_patch_62/or1ksim/cache/
1085 Bug fixed. simons 7865d 04h /or1k/tags/nog_patch_62/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 7954d 17h /or1k/tags/nog_patch_62/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 7956d 08h /or1k/tags/nog_patch_62/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 7962d 04h /or1k/tags/nog_patch_62/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 7998d 15h /or1k/tags/nog_patch_62/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8006d 03h /or1k/tags/nog_patch_62/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8157d 05h /or1k/tags/nog_patch_62/or1ksim/cache/
631 Real cache access is simulated now. simons 8160d 04h /or1k/tags/nog_patch_62/or1ksim/cache/
626 store buffer added markom 8160d 17h /or1k/tags/nog_patch_62/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8181d 13h /or1k/tags/nog_patch_62/or1ksim/cache/
517 some performance optimizations markom 8185d 12h /or1k/tags/nog_patch_62/or1ksim/cache/
500 Added .cvsignore files for annoying generated files erez 8187d 15h /or1k/tags/nog_patch_62/or1ksim/cache/
429 cache configuration added markom 8209d 11h /or1k/tags/nog_patch_62/or1ksim/cache/
428 cache configuration added markom 8209d 11h /or1k/tags/nog_patch_62/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8248d 16h /or1k/tags/nog_patch_62/or1ksim/cache/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8252d 22h /or1k/tags/nog_patch_62/or1ksim/cache/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8257d 15h /or1k/tags/nog_patch_62/or1ksim/cache/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8334d 11h /or1k/tags/nog_patch_62/or1ksim/cache/
110 bug fix. markom 8412d 14h /or1k/tags/nog_patch_62/or1ksim/cache/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.