OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_65/] - Rev 400

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
400 force_dslot_fetch does not work - allways zero. simons 8261d 11h /or1k/tags/nog_patch_65/
399 Trap insn couses break after exits ex_insn. simons 8261d 11h /or1k/tags/nog_patch_65/
398 added register field defines ivang 8263d 16h /or1k/tags/nog_patch_65/
397 removed or16 architecture markom 8263d 17h /or1k/tags/nog_patch_65/
396 added missing file markom 8263d 19h /or1k/tags/nog_patch_65/
395 removed obsolete dependency and history from cpu section markom 8263d 21h /or1k/tags/nog_patch_65/
394 dependency joined with dependstats; history moved to sim section markom 8263d 23h /or1k/tags/nog_patch_65/
393 messages: exception on many places changed to abort markom 8263d 23h /or1k/tags/nog_patch_65/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8264d 06h /or1k/tags/nog_patch_65/
390 Changed instantiation name of VS RAMs. lampret 8264d 08h /or1k/tags/nog_patch_65/
389 Changed default delay for load and store in superscalar cpu. lampret 8264d 08h /or1k/tags/nog_patch_65/
388 Added comments for cpu section. lampret 8264d 08h /or1k/tags/nog_patch_65/
387 Now FPGA and ASIC target are separate. lampret 8264d 10h /or1k/tags/nog_patch_65/
386 Fixed VS RAM instantiation - again. lampret 8264d 10h /or1k/tags/nog_patch_65/
385 check testbench now modified to work with new report output markom 8264d 16h /or1k/tags/nog_patch_65/
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8264d 17h /or1k/tags/nog_patch_65/
383 modified simmem.cfg structure! ADD markom 8264d 17h /or1k/tags/nog_patch_65/
382 bitmask function bug fixed markom 8264d 19h /or1k/tags/nog_patch_65/
381 number display is more strict with 0x prefix with hex numbers markom 8264d 19h /or1k/tags/nog_patch_65/
380 all tests pass check markom 8264d 20h /or1k/tags/nog_patch_65/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.