OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_66/] [or1ksim/] [cpu/] [common/] - Rev 1436

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1436 Rearange some code to make it clearer what it does nogj 7042d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1434 Fix the prototype of setsim_reg nogj 7042d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7042d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7042d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1398 Correct incorrect calls to eval_direct8 nogj 7042d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1386 Rework exception handling nogj 7048d 06h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1376 aclocal && autoconf && automake phoenix 7076d 06h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7082d 21h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1362 initialise dev_mem->chip_select in register_memory nogj 7082d 21h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1359 Pass private data in readfunc/writefunc callbacks nogj 7082d 21h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7082d 21h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1354 typing fixes phoenix 7091d 03h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1353 Modularise simulator command parsing nogj 7092d 00h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1352 Optimise execution history tracking nogj 7092d 00h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7092d 00h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1346 Remove the global op structure nogj 7105d 04h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7105d 04h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1324 memory access functions fixes phoenix 7202d 19h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7204d 02h /or1k/tags/nog_patch_66/or1ksim/cpu/common/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7208d 19h /or1k/tags/nog_patch_66/or1ksim/cpu/common/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.