URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67/] [or1ksim/] [bpb/] - Rev 264

Rev	Log message	Author	Age	Path
264	updated cpu config section; added sim config section	markom	8258d 07h	/or1k/tags/nog_patch_67/or1ksim/bpb/
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8267d 10h	/or1k/tags/nog_patch_67/or1ksim/bpb/
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8426d 16h	/or1k/tags/nog_patch_67/or1ksim/bpb/
54	Regular maintenance.	lampret	8696d 14h	/or1k/tags/nog_patch_67/or1ksim/bpb/
28	Adding COFF loader.	lampret	8787d 20h	/or1k/tags/nog_patch_67/or1ksim/bpb/
26	Clean up.	lampret	8803d 17h	/or1k/tags/nog_patch_67/or1ksim/bpb/
18	or16 added, or1k renamed to or32.	lampret	8806d 13h	/or1k/tags/nog_patch_67/or1ksim/bpb/
13	Rebuild of the generated files.	jrydberg	8867d 05h	/or1k/tags/nog_patch_67/or1ksim/bpb/
7	Major update of the enviorment. Now uses autoconf and automake. The simulator uses readline aswell to get input from the user. A number of new files added, some modified. The libc directory is now called support.	jrydberg	8867d 05h	/or1k/tags/nog_patch_67/or1ksim/bpb/
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	8867d 23h	/or1k/tags/nog_patch_67/or1ksim/bpb/
3	This commit was generated by cvs2svn to compensate for changes in r2, which included commits to RCS files with non-trunk default branches.	cvs	8993d 17h	/or1k/tags/nog_patch_67/or1ksim/bpb/