OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] - Rev 197

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 This is not used any more. simons 8361d 09h /or1k/tags/nog_patch_68/
196 Configuration SPRs added. simons 8361d 10h /or1k/tags/nog_patch_68/
195 New test added. simons 8361d 10h /or1k/tags/nog_patch_68/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.
chris 8361d 18h /or1k/tags/nog_patch_68/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8361d 18h /or1k/tags/nog_patch_68/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8362d 03h /or1k/tags/nog_patch_68/
191 Added UART jitter var to sim config chris 8362d 23h /or1k/tags/nog_patch_68/
190 Added jitter initialization chris 8362d 23h /or1k/tags/nog_patch_68/
189 fixed mode handling for tick facility chris 8363d 00h /or1k/tags/nog_patch_68/
188 fixed PIC interrupt controller chris 8363d 00h /or1k/tags/nog_patch_68/
187 minor change to clear pending exception chris 8363d 00h /or1k/tags/nog_patch_68/
186 major change to UART structure chris 8363d 00h /or1k/tags/nog_patch_68/
185 major change to UART code chris 8363d 00h /or1k/tags/nog_patch_68/
184 modified decode for trace debugging chris 8363d 00h /or1k/tags/nog_patch_68/
183 changed special case for PICSR chris 8363d 00h /or1k/tags/nog_patch_68/
182 updated exception handling procedures chris 8363d 00h /or1k/tags/nog_patch_68/
181 Added trace/stall commands chris 8363d 00h /or1k/tags/nog_patch_68/
180 Updated debug. lampret 8363d 05h /or1k/tags/nog_patch_68/
179 Sim run script lampret 8382d 22h /or1k/tags/nog_patch_68/
178 Some test code lampret 8382d 22h /or1k/tags/nog_patch_68/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.