OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] - Rev 358

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 Fixed virtual silicon single-port rams instantiation. lampret 8292d 13h /or1k/tags/nog_patch_68/
357 Fixed dbg_is_o assignment width. lampret 8292d 13h /or1k/tags/nog_patch_68/
356 Break point bug fixed simons 8292d 16h /or1k/tags/nog_patch_68/
355 uart VAPI model improved; changes to MC and eth. markom 8292d 23h /or1k/tags/nog_patch_68/
354 Fixed width of du_except. lampret 8293d 10h /or1k/tags/nog_patch_68/
353 Cashes disabled. simons 8293d 20h /or1k/tags/nog_patch_68/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8294d 23h /or1k/tags/nog_patch_68/
351 Fixed some l.trap typos. lampret 8295d 01h /or1k/tags/nog_patch_68/
350 For GDB changed single stepping and disabled trap exception. lampret 8295d 02h /or1k/tags/nog_patch_68/
349 Some bugs regarding cache simulation fixed. simons 8296d 15h /or1k/tags/nog_patch_68/
348 Added instructions on how to build configure. ivang 8297d 23h /or1k/tags/nog_patch_68/
347 Added CRC32 calculation to Ethernet erez 8298d 20h /or1k/tags/nog_patch_68/
346 Improved Ethernet simulation erez 8298d 21h /or1k/tags/nog_patch_68/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8298d 21h /or1k/tags/nog_patch_68/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8298d 23h /or1k/tags/nog_patch_68/
343 Small touches to test programs erez 8299d 02h /or1k/tags/nog_patch_68/
342 added exception vectors to support and modified section names markom 8299d 22h /or1k/tags/nog_patch_68/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8300d 00h /or1k/tags/nog_patch_68/
340 Added hpint vector lampret 8300d 01h /or1k/tags/nog_patch_68/
339 Added setpc test lampret 8300d 01h /or1k/tags/nog_patch_68/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.