OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Updates. lampret 8492d 01h /or1k/tags/nog_patch_68/
82 Changed pctemp to pcnext. lampret 8492d 01h /or1k/tags/nog_patch_68/
80 First import. lampret 8519d 20h /or1k/tags/nog_patch_68/
79 Data and instruction cache simulation added. lampret 8521d 17h /or1k/tags/nog_patch_68/
78 (i/d)tlb_status lampret 8645d 07h /or1k/tags/nog_patch_68/
77 Regular update. lampret 8645d 07h /or1k/tags/nog_patch_68/
76 regular update lampret 8645d 07h /or1k/tags/nog_patch_68/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8645d 07h /or1k/tags/nog_patch_68/
74 Same as DMMU. lampret 8652d 07h /or1k/tags/nog_patch_68/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8652d 07h /or1k/tags/nog_patch_68/
72 Added 'how to build GNU tools' lampret 8657d 08h /or1k/tags/nog_patch_68/
71 Clean two typos. lampret 8662d 09h /or1k/tags/nog_patch_68/
70 Basic setjmp/longjmp are ready. lampret 8662d 09h /or1k/tags/nog_patch_68/
69 Sim debug. lampret 8664d 07h /or1k/tags/nog_patch_68/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8664d 07h /or1k/tags/nog_patch_68/
67 Added simulator "application load". lampret 8664d 07h /or1k/tags/nog_patch_68/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8664d 07h /or1k/tags/nog_patch_68/
65 Added DMMU stats. lampret 8664d 07h /or1k/tags/nog_patch_68/
64 SPR bit definition moved to spr_defs.h. lampret 8664d 07h /or1k/tags/nog_patch_68/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8664d 07h /or1k/tags/nog_patch_68/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.