URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] [or1ksim/] [cpu/] [or32/] - Rev 1440

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1440	Reclasify l.trap and l.sys to be an exception instruction	nogj	7097d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1438	NOP_REPORT should report numbers in hex not decimal	nogj	7097d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1432	Collect most of the cpu state variables in a structure (cpu_state)	nogj	7097d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1430	Log SPR_SR in the execution log	nogj	7097d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1428	Remove useless indirection: check_depend()->depend_operands()	nogj	7097d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1386	Rework exception handling	nogj	7103d 11h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1384	Fix the parameters to the l.ff1/l.maci instructions	nogj	7112d 11h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1376	aclocal && autoconf && automake	phoenix	7131d 11h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1375	Remove FAST_SIM, it nolonger provides a speed up	nogj	7138d 02h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1352	Optimise execution history tracking	nogj	7147d 05h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7147d 05h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1346	Remove the global op structure	nogj	7160d 09h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1345	Fix out-of-tree builds	nogj	7160d 09h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1344	* Avoid doing a store in every instruction executed by storeing the instruction function unit in or32_opcodes	nogj	7160d 09h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1343	* Fix warnings in insnset.c and execute.c	nogj	7160d 09h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1342	* Fix generate.c to produce a execgen.c with less warnings. * Fix the --enable-simple configure option.	nogj	7160d 09h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1341	Mark wich operand is the destination operand in the architechture definition	nogj	7160d 10h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1338	l.ff1 instruction added	andreje	7176d 07h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1321	some tests rely on exit(0) as a last std output text to pass	phoenix	7262d 00h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/
1319	cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections.	phoenix	7264d 00h	/or1k/tags/nog_patch_68/or1ksim/cpu/or32/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_68/] [or1ksim/] [cpu/] [or32/] - Rev 1440

Filtering Options