OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70/] [or1ksim/] [cpu/] - Rev 1049

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1049 Added "breaks" command that prints all set breakpoints. ivang 7989d 15h /or1k/tags/nog_patch_70/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 7995d 05h /or1k/tags/nog_patch_70/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 7998d 12h /or1k/tags/nog_patch_70/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7998d 20h /or1k/tags/nog_patch_70/or1ksim/cpu/
997 PRINTF should be used instead of printf; command redirection repaired markom 8010d 23h /or1k/tags/nog_patch_70/or1ksim/cpu/
992 A bug when cache enabled and bus error comes fixed. simons 8012d 14h /or1k/tags/nog_patch_70/or1ksim/cpu/
970 Testbench is now running on ORP architecture platform. simons 8018d 10h /or1k/tags/nog_patch_70/or1ksim/cpu/
914 SR[FO] is always set to 1. lampret 8034d 22h /or1k/tags/nog_patch_70/or1ksim/cpu/
913 Executed log insns counter output in decimal instead of hex. lampret 8034d 22h /or1k/tags/nog_patch_70/or1ksim/cpu/
911 Added instruction count to hardware executed log lampret 8034d 22h /or1k/tags/nog_patch_70/or1ksim/cpu/
897 improved CUC GUI; pre/unroll bugs fixed markom 8047d 15h /or1k/tags/nog_patch_70/or1ksim/cpu/
886 MMU registers reserved fields protected from writing. simons 8054d 15h /or1k/tags/nog_patch_70/or1ksim/cpu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8054d 21h /or1k/tags/nog_patch_70/or1ksim/cpu/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8055d 16h /or1k/tags/nog_patch_70/or1ksim/cpu/
882 Routine for adjusting read and write delay for devices added. simons 8057d 19h /or1k/tags/nog_patch_70/or1ksim/cpu/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8060d 15h /or1k/tags/nog_patch_70/or1ksim/cpu/
877 ata beta release rherveille 8062d 09h /or1k/tags/nog_patch_70/or1ksim/cpu/
876 Beta release of ATA simulation rherveille 8062d 09h /or1k/tags/nog_patch_70/or1ksim/cpu/
860 Added delayr and delayw variable initialization (default value 1) ivang 8102d 09h /or1k/tags/nog_patch_70/or1ksim/cpu/
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8115d 21h /or1k/tags/nog_patch_70/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.