OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_71/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added OR1200_REGISTERED_INPUTS. lampret 8300d 11h /or1k/tags/nog_patch_71/
359 Added optional sampling of inputs. lampret 8300d 11h /or1k/tags/nog_patch_71/
358 Fixed virtual silicon single-port rams instantiation. lampret 8300d 11h /or1k/tags/nog_patch_71/
357 Fixed dbg_is_o assignment width. lampret 8300d 11h /or1k/tags/nog_patch_71/
356 Break point bug fixed simons 8300d 13h /or1k/tags/nog_patch_71/
355 uart VAPI model improved; changes to MC and eth. markom 8300d 21h /or1k/tags/nog_patch_71/
354 Fixed width of du_except. lampret 8301d 07h /or1k/tags/nog_patch_71/
353 Cashes disabled. simons 8301d 18h /or1k/tags/nog_patch_71/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8302d 21h /or1k/tags/nog_patch_71/
351 Fixed some l.trap typos. lampret 8302d 22h /or1k/tags/nog_patch_71/
350 For GDB changed single stepping and disabled trap exception. lampret 8303d 00h /or1k/tags/nog_patch_71/
349 Some bugs regarding cache simulation fixed. simons 8304d 12h /or1k/tags/nog_patch_71/
348 Added instructions on how to build configure. ivang 8305d 20h /or1k/tags/nog_patch_71/
347 Added CRC32 calculation to Ethernet erez 8306d 17h /or1k/tags/nog_patch_71/
346 Improved Ethernet simulation erez 8306d 19h /or1k/tags/nog_patch_71/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8306d 19h /or1k/tags/nog_patch_71/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8306d 21h /or1k/tags/nog_patch_71/
343 Small touches to test programs erez 8306d 23h /or1k/tags/nog_patch_71/
342 added exception vectors to support and modified section names markom 8307d 20h /or1k/tags/nog_patch_71/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8307d 22h /or1k/tags/nog_patch_71/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.