OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_71/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Updates. lampret 8500d 19h /or1k/tags/nog_patch_71/
82 Changed pctemp to pcnext. lampret 8500d 19h /or1k/tags/nog_patch_71/
80 First import. lampret 8528d 13h /or1k/tags/nog_patch_71/
79 Data and instruction cache simulation added. lampret 8530d 10h /or1k/tags/nog_patch_71/
78 (i/d)tlb_status lampret 8654d 00h /or1k/tags/nog_patch_71/
77 Regular update. lampret 8654d 00h /or1k/tags/nog_patch_71/
76 regular update lampret 8654d 00h /or1k/tags/nog_patch_71/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8654d 00h /or1k/tags/nog_patch_71/
74 Same as DMMU. lampret 8661d 00h /or1k/tags/nog_patch_71/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8661d 00h /or1k/tags/nog_patch_71/
72 Added 'how to build GNU tools' lampret 8666d 01h /or1k/tags/nog_patch_71/
71 Clean two typos. lampret 8671d 02h /or1k/tags/nog_patch_71/
70 Basic setjmp/longjmp are ready. lampret 8671d 02h /or1k/tags/nog_patch_71/
69 Sim debug. lampret 8673d 00h /or1k/tags/nog_patch_71/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8673d 00h /or1k/tags/nog_patch_71/
67 Added simulator "application load". lampret 8673d 00h /or1k/tags/nog_patch_71/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8673d 00h /or1k/tags/nog_patch_71/
65 Added DMMU stats. lampret 8673d 00h /or1k/tags/nog_patch_71/
64 SPR bit definition moved to spr_defs.h. lampret 8673d 00h /or1k/tags/nog_patch_71/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8673d 00h /or1k/tags/nog_patch_71/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.