OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 Files required for creation of html files. lampret 8500d 20h /or1k/tags/rel-0-3-0-rc1/
86 Added dh command. lampret 8500d 20h /or1k/tags/rel-0-3-0-rc1/
85 Added dumphex. lampret 8500d 20h /or1k/tags/rel-0-3-0-rc1/
84 Update. lampret 8500d 20h /or1k/tags/rel-0-3-0-rc1/
83 Updates. lampret 8500d 20h /or1k/tags/rel-0-3-0-rc1/
82 Changed pctemp to pcnext. lampret 8500d 21h /or1k/tags/rel-0-3-0-rc1/
80 First import. lampret 8528d 15h /or1k/tags/rel-0-3-0-rc1/
79 Data and instruction cache simulation added. lampret 8530d 12h /or1k/tags/rel-0-3-0-rc1/
78 (i/d)tlb_status lampret 8654d 02h /or1k/tags/rel-0-3-0-rc1/
77 Regular update. lampret 8654d 02h /or1k/tags/rel-0-3-0-rc1/
76 regular update lampret 8654d 02h /or1k/tags/rel-0-3-0-rc1/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8654d 02h /or1k/tags/rel-0-3-0-rc1/
74 Same as DMMU. lampret 8661d 02h /or1k/tags/rel-0-3-0-rc1/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8661d 02h /or1k/tags/rel-0-3-0-rc1/
72 Added 'how to build GNU tools' lampret 8666d 03h /or1k/tags/rel-0-3-0-rc1/
71 Clean two typos. lampret 8671d 04h /or1k/tags/rel-0-3-0-rc1/
70 Basic setjmp/longjmp are ready. lampret 8671d 04h /or1k/tags/rel-0-3-0-rc1/
69 Sim debug. lampret 8673d 02h /or1k/tags/rel-0-3-0-rc1/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8673d 02h /or1k/tags/rel-0-3-0-rc1/
67 Added simulator "application load". lampret 8673d 02h /or1k/tags/rel-0-3-0-rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.