OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or1k/] - Rev 511

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
511 new reporting system markom 8224d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
510 new reporting system markom 8224d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
500 Added .cvsignore files for annoying generated files erez 8225d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8239d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
464 Some small bugs fixed. simons 8239d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
458 Align, bus error and range exception fixed. simons 8240d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
450 Exceptions are allways enabled. simons 8244d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
447 ITLBMR register bit fields set in order. simons 8245d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
446 ITLBMR register bit fields set in order. simons 8245d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
437 When lsu instruction produce exception registers are preserved. simons 8246d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
397 removed or16 architecture markom 8260d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
381 number display is more strict with 0x prefix with hex numbers markom 8261d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
378 cleanup in testbench; pc divided into ppc and npc markom 8261d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
377 cleanup in testbench; pc divided into ppc and npc markom 8261d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8262d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8274d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
309 more tests run; added cfg capabilities for tests markom 8280d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
292 Added TT and PIC SPRs to the status (info command) lampret 8281d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8286d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
255 mtspr() now correctly sets value to register erez 8288d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.