OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or1k/] - Rev 600

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8270d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8270d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
572 Some new bugs fixed. simons 8275d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
561 Tick timer is not connected to PIC. simons 8276d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
556 support for SPR_SR_EP added; cpu.sr added to config markom 8279d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8282d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
518 some more performance optimizations markom 8285d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
517 some performance optimizations markom 8285d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
515 uart test updated; simprintf updated markom 8285d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
511 new reporting system markom 8286d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
510 new reporting system markom 8286d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
500 Added .cvsignore files for annoying generated files erez 8287d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8301d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
464 Some small bugs fixed. simons 8302d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
458 Align, bus error and range exception fixed. simons 8303d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
450 Exceptions are allways enabled. simons 8306d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
447 ITLBMR register bit fields set in order. simons 8307d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
446 ITLBMR register bit fields set in order. simons 8307d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
437 When lsu instruction produce exception registers are preserved. simons 8308d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/
397 removed or16 architecture markom 8322d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.