OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [pic/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5577d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5726d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5726d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5762d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5763d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.
nogj 6723d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6778d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1576 configure updates phoenix 6836d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6921d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6927d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1496 Don't issue a pending interrupt when it has already been cleared nogj 6942d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1478 Move a TRACE such that it is displayed when except handle does not return nogj 6990d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1473 Add warning that except_handle may not return nogj 7017d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1446 Cosmetic fixes nogj 7017d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7017d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1426 * Fix some warnings.
* Add some debugging messages.
nogj 7017d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1387 Remove pic_clock() nogj 7024d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1376 aclocal && autoconf && automake phoenix 7052d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7067d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/
1308 Gyorgy Jeney: extensive cleanup phoenix 7272d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/pic/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.