OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [port/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5577d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5726d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5726d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5762d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5763d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1576 configure updates phoenix 6836d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 6926d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1377 aclocal && autoconf && automake, missing piece phoenix 7050d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7067d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/port/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.