OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 416

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
416 IMMU bugs fixed. simons 8254d 14h /or1k/tags/rel-0-3-0-rc2/
415 DTLB test tested on simulator. simons 8255d 14h /or1k/tags/rel-0-3-0-rc2/
414 Stack section should not be loaded into mamory. simons 8255d 22h /or1k/tags/rel-0-3-0-rc2/
413 some section changes markom 8256d 00h /or1k/tags/rel-0-3-0-rc2/
412 *** empty log message *** simons 8256d 01h /or1k/tags/rel-0-3-0-rc2/
411 acv uart testsuite now works (without modem test) markom 8256d 04h /or1k/tags/rel-0-3-0-rc2/
410 MMU test added. simons 8256d 21h /or1k/tags/rel-0-3-0-rc2/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8257d 04h /or1k/tags/rel-0-3-0-rc2/
408 Fixed errant rx_bd_num erez 8258d 00h /or1k/tags/rel-0-3-0-rc2/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8258d 02h /or1k/tags/rel-0-3-0-rc2/
405 Stepping trough l.jal and l.jalr fixed. simons 8259d 04h /or1k/tags/rel-0-3-0-rc2/
404 is_delayed() is used outside this file. simons 8259d 04h /or1k/tags/rel-0-3-0-rc2/
403 Prompt changed because ddd requires (gdb). simons 8259d 04h /or1k/tags/rel-0-3-0-rc2/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8259d 08h /or1k/tags/rel-0-3-0-rc2/
401 *** empty log message *** simons 8262d 19h /or1k/tags/rel-0-3-0-rc2/
400 force_dslot_fetch does not work - allways zero. simons 8262d 19h /or1k/tags/rel-0-3-0-rc2/
399 Trap insn couses break after exits ex_insn. simons 8262d 19h /or1k/tags/rel-0-3-0-rc2/
398 added register field defines ivang 8265d 00h /or1k/tags/rel-0-3-0-rc2/
397 removed or16 architecture markom 8265d 01h /or1k/tags/rel-0-3-0-rc2/
396 added missing file markom 8265d 03h /or1k/tags/rel-0-3-0-rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.