OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 465

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
465 New tests added. simons 8274d 09h /or1k/tags/rel-0-3-0-rc2/
464 Some small bugs fixed. simons 8274d 09h /or1k/tags/rel-0-3-0-rc2/
463 Interrupt has the highest priority among all exceptions. simons 8274d 09h /or1k/tags/rel-0-3-0-rc2/
462 Exception test. simons 8275d 09h /or1k/tags/rel-0-3-0-rc2/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8275d 09h /or1k/tags/rel-0-3-0-rc2/
460 excpt test removed except test added. simons 8275d 09h /or1k/tags/rel-0-3-0-rc2/
459 This is replaced by except test. simons 8275d 09h /or1k/tags/rel-0-3-0-rc2/
458 Align, bus error and range exception fixed. simons 8275d 09h /or1k/tags/rel-0-3-0-rc2/
457 Page size set to 8192. simons 8278d 13h /or1k/tags/rel-0-3-0-rc2/
456 Page size bug fixed. simons 8278d 13h /or1k/tags/rel-0-3-0-rc2/
455 For mc tests ivang 8278d 18h /or1k/tags/rel-0-3-0-rc2/
454 MC Tests. ivang 8278d 18h /or1k/tags/rel-0-3-0-rc2/
453 Also performs mc initialization. ivang 8278d 18h /or1k/tags/rel-0-3-0-rc2/
452 Added mc tests. ivang 8278d 18h /or1k/tags/rel-0-3-0-rc2/
451 each test should define its own LDFLAGS markom 8278d 19h /or1k/tags/rel-0-3-0-rc2/
450 Exceptions are allways enabled. simons 8278d 22h /or1k/tags/rel-0-3-0-rc2/
449 MMU test configuration. simons 8279d 22h /or1k/tags/rel-0-3-0-rc2/
448 Permission test added. simons 8279d 23h /or1k/tags/rel-0-3-0-rc2/
447 ITLBMR register bit fields set in order. simons 8280d 00h /or1k/tags/rel-0-3-0-rc2/
446 ITLBMR register bit fields set in order. simons 8280d 00h /or1k/tags/rel-0-3-0-rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.