OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 1471

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1452 Implement a dynamic recompiler to speed up the execution nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1446 Cosmetic fixes nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1438 NOP_REPORT should report numbers in hex not decimal nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1436 Rearange some code to make it clearer what it does nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1434 Fix the prototype of setsim_reg nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7044d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1430 Log SPR_SR in the execution log nogj 7044d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7044d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7044d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7044d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1398 Correct incorrect calls to eval_direct8 nogj 7044d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1386 Rework exception handling nogj 7050d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7059d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7059d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1376 aclocal && autoconf && automake phoenix 7078d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7085d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.