OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] - Rev 1685

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1685 Remove the test_dyn_rec program. It's not that usefull anymore now that the
recompiler more-or-less works, it was starting to accumulate lots of hacks and
was a burden on maintance		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1684 Instead of encoding the value of the raw instruction into the generated
instruction stream, put it into a malloced array that is accessed when
analysis() is called		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1683 Protect l.jr instructions from having their delay slot on the page after the
instruction itself		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1682 Move the call to find_jump_loc() to avoid a condition. nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1681 Use page_offset_mask instead of page_size - 1 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1680 Reset opq->xref to zero after the page has been recompiled in preperation for
the next time recompile_page may be called		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1679 Remove useless memcpy() nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1678 Remove the ts_current hack by haveing the temporaries always shipped out before
any instruction that has the posibility to generate an exception		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1677 Only ship a temporary out if it has been used as a destination register nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1676 Only move a register into a temporary if it has been used as a source register nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1675 Remove the unneeded local i from eval_insn_ops() nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1674 Move shipping the jump-to register to gen_j_reg(), where it belongs. nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1673 Move Condition to the correct place nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1672 Store instructions don't modify any register. Don't mark them as such in the
arch. definitions		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1671 Remove the unused addr parameter to the recompile_insn() function nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1670 Move the check for the link register from recompile_insn to the two jal
instructions that need it		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1669 Special case exception instructions only once nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1668 Create a def_op_t.h file that may be used to define arrays of function pointers,
pointing to the operation generation functions		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1667 Have store operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/
1666 Have load operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6736d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.