OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [peripheral/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5574d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5693d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5693d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5723d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5759d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5760d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1726 Generate an interrupt when it is time to do so. nogj 6720d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1724 Move all the definitions from gpio_i.h to gpio.c. nogj 6720d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1723 Remove unesecary prototypes from the dma peripheral. nogj 6720d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1722 s/HAS_GRANTPT/HAVE_GRANTPT/ nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1720 Warning/spelling/gramer/useless comment removal fixes. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1715 Add the capability to the pic to simulate a level or edge triggered pic. Add
a clear_interrupt() function that the peripherals need to use to signal that
they negated their interrupt line.		 nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1714 Add a le16_() macro that will return the data in an appropriate endianness for
the cpu to think the data is little endian. Use the macro in the ata
peripheral.		 nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1713 Add usefull traces to the read/write functions. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1712 Make heads/sectors/firmware date/supported pio/mwdma modes be configureable from
the config file		 nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1711 Partially implement the SET_FEATURES command. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1710 Add write support to the devices. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1709 Implement the READ_NATIVE_MAX_ADDRESS command. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1708 Precalculate the size of the drive in sectors. Used very often in the code. nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/
1707 Allow ata_read_sect() to read more than one sector, reporting status by setting/
clearing appropriate status register bits.		 nogj 6720d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.