OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [peripheral/] [channels/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5563d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5682d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5682d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5712d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5748d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5749d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1722 s/HAS_GRANTPT/HAVE_GRANTPT/ nogj 6709d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1576 configure updates phoenix 6822d 13h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1557 Fix most warnings issued by gcc4 nogj 6846d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1549 Spelling fixes nogj 6907d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1376 aclocal && autoconf && automake phoenix 7038d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7053d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1308 Gyorgy Jeney: extensive cleanup phoenix 7258d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1249 Downgrading back to automake-1.4 lampret 7423d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.
hpanther 7425d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1222 cfmakeraw is not avaliable on cygwin phoenix 7454d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7722d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1146 cygwin fix phoenix 7723d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.
sfurman 7733d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.
sfurman 7736d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/peripheral/channels/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.