OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8696d 23h /or1k/tags/rel-0-3-0-rc3/or1ksim/
72 Added 'how to build GNU tools' lampret 8702d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
69 Sim debug. lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
67 Added simulator "application load". lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
65 Added DMMU stats. lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
64 SPR bit definition moved to spr_defs.h. lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
62 OR1K DMMU model. lampret 8709d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
60 Memory model changed. lampret 8744d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/
55 Added 'dv' command for dumping memory as verilog model. lampret 8760d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
54 Regular maintenance. lampret 8760d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/
52 Comment character changed. lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
51 Exception detection changed a bit. lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
50 Added CURINSN macro. lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
49 Changed simulation mode to non-virtual (real). lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
48 Added CCR. lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
47 Added interrupt recognition and better memory dump. lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/
46 Added srand(). lampret 8820d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.