OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] - Rev 97

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Description of all test cases (at least working one). lampret 8505d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/
94 Update. lampret 8535d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/
93 Adding uos. lampret 8535d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/
92 Tick timer. lampret 8535d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/
91 Tick timer facility. lampret 8535d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/
90 Added tick timer. lampret 8535d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/
86 Added dh command. lampret 8536d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/
85 Added dumphex. lampret 8536d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/
84 Update. lampret 8536d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/
83 Updates. lampret 8536d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/
82 Changed pctemp to pcnext. lampret 8536d 16h /or1k/tags/rel-0-3-0-rc3/or1ksim/
79 Data and instruction cache simulation added. lampret 8566d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/
78 (i/d)tlb_status lampret 8689d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
77 Regular update. lampret 8689d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
76 regular update lampret 8689d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8689d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
74 Same as DMMU. lampret 8696d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8696d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
72 Added 'how to build GNU tools' lampret 8701d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/
69 Sim debug. lampret 8708d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.