OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] - Rev 836

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8118d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
826 or32-uclinux target added markom 8125d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8138d 13h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
733 Fixed configuration. ivang 8166d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8167d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8169d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
705 Updated changed registers. ivang 8175d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
702 Initial coding of ethernet simulator model finished. ivang 8175d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
699 Simprintf bug fixed again. simons 8180d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
698 Simprintf bug fixed again. simons 8180d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
697 Simprintf bug fixed again. simons 8180d 02h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
690 update markom 8182d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
678 some minor improvements markom 8187d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
677 executed log output looks nicer (and more correct :)) markom 8187d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
664 very simple PS/2 keyboard model with associated test added markom 8190d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
648 fb now works in system memory markom 8196d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
647 some changes to fb to make it compatible with HW markom 8197d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
645 simple frame buffer peripheral with test added markom 8197d 14h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
639 MMU cache inhibit bit test added. simons 8201d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
631 Real cache access is simulated now. simons 8204d 00h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.