OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [tick/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5563d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5577d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5682d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5712d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5748d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5749d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1649 Mark as many functions as possible static nogj 6709d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1576 configure updates phoenix 6822d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 6845d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1559 Make the tick interrupt work when except_handle does not return nogj 6845d 15h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6907d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6907d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6912d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1446 Cosmetic fixes nogj 7003d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7003d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1410 Use the uorreg_t where it should be used nogj 7003d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1408 Make the tick timer use the new debug functions nogj 7003d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.		 nogj 7003d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1386 Rework exception handling nogj 7009d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/
1376 aclocal && autoconf && automake phoenix 7037d 12h /or1k/tags/rel-0-3-0-rc3/or1ksim/tick/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.