OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 342

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
342 added exception vectors to support and modified section names markom 8341d 17h /or1k/tags/rel_1/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8341d 19h /or1k/tags/rel_1/
340 Added hpint vector lampret 8341d 19h /or1k/tags/rel_1/
339 Added setpc test lampret 8341d 19h /or1k/tags/rel_1/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8341d 19h /or1k/tags/rel_1/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8341d 19h /or1k/tags/rel_1/
336 VAPI works markom 8342d 15h /or1k/tags/rel_1/
335 some small bugs fixed markom 8342d 16h /or1k/tags/rel_1/
334 removed vapi client file markom 8342d 18h /or1k/tags/rel_1/
333 small bug fixed markom 8342d 22h /or1k/tags/rel_1/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8342d 22h /or1k/tags/rel_1/
331 dependecy is required by history analisis markom 8342d 22h /or1k/tags/rel_1/
330 Cache test lampret 8343d 02h /or1k/tags/rel_1/
329 Now using macros from spr_defs.h lampret 8343d 02h /or1k/tags/rel_1/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8343d 04h /or1k/tags/rel_1/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8343d 04h /or1k/tags/rel_1/
326 More realistic default cache type. lampret 8343d 04h /or1k/tags/rel_1/
325 minor ethernet testbench modifications erez 8344d 07h /or1k/tags/rel_1/
324 added initial ethernet RX simulation (very simple for now) erez 8344d 07h /or1k/tags/rel_1/
323 small fix erez 8344d 07h /or1k/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.