OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 464

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
464 Some small bugs fixed. simons 8245d 16h /or1k/tags/rel_1/
463 Interrupt has the highest priority among all exceptions. simons 8245d 16h /or1k/tags/rel_1/
462 Exception test. simons 8246d 15h /or1k/tags/rel_1/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8246d 15h /or1k/tags/rel_1/
460 excpt test removed except test added. simons 8246d 15h /or1k/tags/rel_1/
459 This is replaced by except test. simons 8246d 15h /or1k/tags/rel_1/
458 Align, bus error and range exception fixed. simons 8246d 16h /or1k/tags/rel_1/
457 Page size set to 8192. simons 8249d 19h /or1k/tags/rel_1/
456 Page size bug fixed. simons 8249d 19h /or1k/tags/rel_1/
455 For mc tests ivang 8250d 00h /or1k/tags/rel_1/
454 MC Tests. ivang 8250d 00h /or1k/tags/rel_1/
453 Also performs mc initialization. ivang 8250d 00h /or1k/tags/rel_1/
452 Added mc tests. ivang 8250d 00h /or1k/tags/rel_1/
451 each test should define its own LDFLAGS markom 8250d 02h /or1k/tags/rel_1/
450 Exceptions are allways enabled. simons 8250d 04h /or1k/tags/rel_1/
449 MMU test configuration. simons 8251d 05h /or1k/tags/rel_1/
448 Permission test added. simons 8251d 05h /or1k/tags/rel_1/
447 ITLBMR register bit fields set in order. simons 8251d 06h /or1k/tags/rel_1/
446 ITLBMR register bit fields set in order. simons 8251d 06h /or1k/tags/rel_1/
445 Reading GPIO input reg now also returns values on output bits erez 8251d 07h /or1k/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.