OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200/] [rtl/] [verilog/] - Rev 736

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8159d 14h /or1k/tags/rel_1/or1200/rtl/verilog/
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8159d 14h /or1k/tags/rel_1/or1200/rtl/verilog/
668 Lapsus fixed. simons 8184d 00h /or1k/tags/rel_1/or1200/rtl/verilog/
663 No longer using async rst as sync reset for the counter. lampret 8186d 14h /or1k/tags/rel_1/or1200/rtl/verilog/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8187d 11h /or1k/tags/rel_1/or1200/rtl/verilog/
636 Fixed combinational loops. lampret 8196d 19h /or1k/tags/rel_1/or1200/rtl/verilog/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8201d 14h /or1k/tags/rel_1/or1200/rtl/verilog/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8206d 07h /or1k/tags/rel_1/or1200/rtl/verilog/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8210d 01h /or1k/tags/rel_1/or1200/rtl/verilog/
596 SR[TEE] should be zero after reset. lampret 8210d 06h /or1k/tags/rel_1/or1200/rtl/verilog/
595 Fixed 'the NPC single-step fix'. lampret 8211d 01h /or1k/tags/rel_1/or1200/rtl/verilog/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8211d 07h /or1k/tags/rel_1/or1200/rtl/verilog/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8214d 09h /or1k/tags/rel_1/or1200/rtl/verilog/
571 Changed alignment exception EPCR. Not tested yet. lampret 8214d 18h /or1k/tags/rel_1/or1200/rtl/verilog/
570 Fixed order of syscall and range exceptions. lampret 8214d 20h /or1k/tags/rel_1/or1200/rtl/verilog/
569 Default ASIC configuration does not sample WB inputs. lampret 8215d 06h /or1k/tags/rel_1/or1200/rtl/verilog/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8215d 09h /or1k/tags/rel_1/or1200/rtl/verilog/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8221d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8225d 18h /or1k/tags/rel_1/or1200/rtl/verilog/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8226d 07h /or1k/tags/rel_1/or1200/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.