OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_11/] - Rev 1023

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7978d 22h /or1k/tags/rel_11/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7979d 01h /or1k/tags/rel_11/
1021 *** empty log message *** rherveille 7983d 03h /or1k/tags/rel_11/
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7983d 03h /or1k/tags/rel_11/
1019 fixed some bugs detected by Bender hardware rherveille 7983d 03h /or1k/tags/rel_11/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7983d 10h /or1k/tags/rel_11/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7983d 11h /or1k/tags/rel_11/
1016 64 bytes is the smallest packet size. simons 7984d 03h /or1k/tags/rel_11/
1015 Host type was not recognized. simons 7984d 13h /or1k/tags/rel_11/
1014 added _JBLEN definition for or1k ivang 7985d 02h /or1k/tags/rel_11/
1013 ORP architecture supported. simons 7985d 04h /or1k/tags/rel_11/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7985d 21h /or1k/tags/rel_11/
1010 Import ivang 7990d 00h /or1k/tags/rel_11/
1009 Import ivang 7990d 01h /or1k/tags/rel_11/
1008 Import ivang 7990d 01h /or1k/tags/rel_11/
1007 Import ivang 7990d 01h /or1k/tags/rel_11/
1006 Import ivang 7990d 02h /or1k/tags/rel_11/
1005 Import ivang 7990d 02h /or1k/tags/rel_11/
1004 Now every ramdisk image should have init program. simons 7990d 10h /or1k/tags/rel_11/
1003 cuc temporary files are deleted upon exiting markom 7990d 10h /or1k/tags/rel_11/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.