OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 199

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
199 Initial import simons 8343d 13h /or1k/tags/rel_12/
198 Moved from testbench.old simons 8346d 00h /or1k/tags/rel_12/
197 This is not used any more. simons 8346d 00h /or1k/tags/rel_12/
196 Configuration SPRs added. simons 8346d 01h /or1k/tags/rel_12/
195 New test added. simons 8346d 01h /or1k/tags/rel_12/
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8346d 09h /or1k/tags/rel_12/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8346d 09h /or1k/tags/rel_12/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8346d 18h /or1k/tags/rel_12/
191 Added UART jitter var to sim config chris 8347d 14h /or1k/tags/rel_12/
190 Added jitter initialization chris 8347d 14h /or1k/tags/rel_12/
189 fixed mode handling for tick facility chris 8347d 14h /or1k/tags/rel_12/
188 fixed PIC interrupt controller chris 8347d 14h /or1k/tags/rel_12/
187 minor change to clear pending exception chris 8347d 15h /or1k/tags/rel_12/
186 major change to UART structure chris 8347d 15h /or1k/tags/rel_12/
185 major change to UART code chris 8347d 15h /or1k/tags/rel_12/
184 modified decode for trace debugging chris 8347d 15h /or1k/tags/rel_12/
183 changed special case for PICSR chris 8347d 15h /or1k/tags/rel_12/
182 updated exception handling procedures chris 8347d 15h /or1k/tags/rel_12/
181 Added trace/stall commands chris 8347d 15h /or1k/tags/rel_12/
180 Updated debug. lampret 8347d 20h /or1k/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.