OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 463

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
463 Interrupt has the highest priority among all exceptions. simons 8274d 10h /or1k/tags/rel_12/
462 Exception test. simons 8275d 09h /or1k/tags/rel_12/
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8275d 10h /or1k/tags/rel_12/
460 excpt test removed except test added. simons 8275d 10h /or1k/tags/rel_12/
459 This is replaced by except test. simons 8275d 10h /or1k/tags/rel_12/
458 Align, bus error and range exception fixed. simons 8275d 10h /or1k/tags/rel_12/
457 Page size set to 8192. simons 8278d 13h /or1k/tags/rel_12/
456 Page size bug fixed. simons 8278d 13h /or1k/tags/rel_12/
455 For mc tests ivang 8278d 18h /or1k/tags/rel_12/
454 MC Tests. ivang 8278d 18h /or1k/tags/rel_12/
453 Also performs mc initialization. ivang 8278d 19h /or1k/tags/rel_12/
452 Added mc tests. ivang 8278d 19h /or1k/tags/rel_12/
451 each test should define its own LDFLAGS markom 8278d 20h /or1k/tags/rel_12/
450 Exceptions are allways enabled. simons 8278d 22h /or1k/tags/rel_12/
449 MMU test configuration. simons 8279d 23h /or1k/tags/rel_12/
448 Permission test added. simons 8279d 23h /or1k/tags/rel_12/
447 ITLBMR register bit fields set in order. simons 8280d 00h /or1k/tags/rel_12/
446 ITLBMR register bit fields set in order. simons 8280d 00h /or1k/tags/rel_12/
445 Reading GPIO input reg now also returns values on output bits erez 8280d 01h /or1k/tags/rel_12/
444 Added GPIO simulation erez 8280d 10h /or1k/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.