OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 647

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
647 some changes to fb to make it compatible with HW markom 8224d 19h /or1k/tags/rel_12/
646 some bugs fixed markom 8224d 21h /or1k/tags/rel_12/
645 simple frame buffer peripheral with test added markom 8225d 00h /or1k/tags/rel_12/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 20h /or1k/tags/rel_12/
643 Quick bug fix. ivang 8225d 20h /or1k/tags/rel_12/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 20h /or1k/tags/rel_12/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 20h /or1k/tags/rel_12/
640 Merge profiler and mprofiler with sim. ivang 8225d 21h /or1k/tags/rel_12/
639 MMU cache inhibit bit test added. simons 8228d 12h /or1k/tags/rel_12/
638 TLBTR CI bit is now working properly. simons 8228d 12h /or1k/tags/rel_12/
637 Updated file names. lampret 8228d 13h /or1k/tags/rel_12/
636 Fixed combinational loops. lampret 8228d 13h /or1k/tags/rel_12/
635 Fixed Makefile bug. ivang 8228d 15h /or1k/tags/rel_12/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8229d 16h /or1k/tags/rel_12/
633 Bug fix in command line parser. ivang 8229d 17h /or1k/tags/rel_12/
632 profiler and mprofiler merged into sim. ivang 8230d 12h /or1k/tags/rel_12/
631 Real cache access is simulated now. simons 8231d 11h /or1k/tags/rel_12/
630 some bug fixes in store buffer analysis markom 8231d 20h /or1k/tags/rel_12/
629 typo fixed markom 8231d 23h /or1k/tags/rel_12/
627 or32 restored markom 8232d 00h /or1k/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.