OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] - Rev 359

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
359 Added optional sampling of inputs. lampret 8258d 01h /or1k/tags/rel_15/
358 Fixed virtual silicon single-port rams instantiation. lampret 8258d 01h /or1k/tags/rel_15/
357 Fixed dbg_is_o assignment width. lampret 8258d 01h /or1k/tags/rel_15/
356 Break point bug fixed simons 8258d 04h /or1k/tags/rel_15/
355 uart VAPI model improved; changes to MC and eth. markom 8258d 11h /or1k/tags/rel_15/
354 Fixed width of du_except. lampret 8258d 22h /or1k/tags/rel_15/
353 Cashes disabled. simons 8259d 08h /or1k/tags/rel_15/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8260d 11h /or1k/tags/rel_15/
351 Fixed some l.trap typos. lampret 8260d 13h /or1k/tags/rel_15/
350 For GDB changed single stepping and disabled trap exception. lampret 8260d 14h /or1k/tags/rel_15/
349 Some bugs regarding cache simulation fixed. simons 8262d 03h /or1k/tags/rel_15/
348 Added instructions on how to build configure. ivang 8263d 10h /or1k/tags/rel_15/
347 Added CRC32 calculation to Ethernet erez 8264d 08h /or1k/tags/rel_15/
346 Improved Ethernet simulation erez 8264d 09h /or1k/tags/rel_15/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8264d 09h /or1k/tags/rel_15/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8264d 11h /or1k/tags/rel_15/
343 Small touches to test programs erez 8264d 13h /or1k/tags/rel_15/
342 added exception vectors to support and modified section names markom 8265d 10h /or1k/tags/rel_15/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8265d 12h /or1k/tags/rel_15/
340 Added hpint vector lampret 8265d 13h /or1k/tags/rel_15/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.