OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] - Rev 988

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
988 ORP architecture supported. simons 8021d 22h /or1k/tags/rel_15/
987 ORP architecture supported. simons 8022d 06h /or1k/tags/rel_15/
986 outputs out of function are not registered anymore markom 8022d 06h /or1k/tags/rel_15/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8022d 18h /or1k/tags/rel_15/
984 Disable SB until it is tested lampret 8022d 18h /or1k/tags/rel_15/
983 First checkin lampret 8022d 20h /or1k/tags/rel_15/
982 Moved to sim/bin lampret 8022d 20h /or1k/tags/rel_15/
981 First checkin. lampret 8022d 20h /or1k/tags/rel_15/
980 Removed sim.tcl that shouldn't be here. lampret 8022d 20h /or1k/tags/rel_15/
979 Removed old test case binaries. lampret 8022d 20h /or1k/tags/rel_15/
978 Added variable delay for SRAM. lampret 8022d 20h /or1k/tags/rel_15/
977 Added store buffer. lampret 8022d 20h /or1k/tags/rel_15/
976 Added store buffer lampret 8022d 20h /or1k/tags/rel_15/
975 First checkin lampret 8022d 20h /or1k/tags/rel_15/
974 Enabled what works on or1ksim and disabled other tests. lampret 8022d 22h /or1k/tags/rel_15/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8025d 03h /or1k/tags/rel_15/
972 Interrupt suorces fixed. simons 8025d 03h /or1k/tags/rel_15/
971 Now even keyboard test passes. simons 8025d 06h /or1k/tags/rel_15/
970 Testbench is now running on ORP architecture platform. simons 8025d 18h /or1k/tags/rel_15/
969 Checking in except directory. lampret 8026d 10h /or1k/tags/rel_15/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.